SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Bill Jackson who wrote (43659)12/20/1998 9:45:00 PM
From: Yousef  Read Replies (2) | Respond to of 1572893
 
Bill,

Re: "One also wonders if AMD will deepsix their Alpha based slot 1 schema
now that small fast cache can be made on chip ..."

AMD won't be able to "ditch" the Alpha based slot A until they get a
competitive .18um process "up and running". The K7 will need Slot A
initially because the K7 will only run at 500mhz on a .25um process and
still need off-chip cache. AMD has been slow to put cache on-chip for
the .25um generation ... Wonder why ?? <ggg>

Make It So,
Yousef



To: Bill Jackson who wrote (43659)12/20/1998 10:11:00 PM
From: Yousef  Read Replies (2) | Respond to of 1572893
 
Bill,

Re: "Intel takes AMD very seriously, and has been forced to this premature
maneuver which will truncate the lifepan of it's chips ..."

No Bill, Intel is just following through on their "segmentation" strategy.
You know about this one, right ... This is where Intel forces AMD to compete
at the low-end (against the CeleronA). Intel is just "gently" holding
AMD's head underwater. <ggg> Still lethal though, IMHO.

Make It So,
Yousef


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News