Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (43978)	12/24/1998 12:28:00 PM
From: Scumbria	Respond to of 1574548

Ten, Don't you mean on-die L2 cache? After all, K7 and Pentium II already have L2 cache on the daughtercard, which is what "on-board" seems to suggest. I think you know exactly what I mean. Even with Dresden cranking out the maximum number of K7 CPUs per quarter, AMD will not be able to outproduce Intel, nor will AMD ever have as much influence as Intel does in order to blaze its own Slot A trail. I wasn't referring to volume, but rather performance. If AMD can crank out 600 MHz K7's next year, Intel will not be able to keep up. Even worse for Intel, they seem to have nothing in their x86 engineering pipeline which will ever allow them to catch up. Intel's recent pricing moves seem to be positioning themselves to compete with NSM, not AMD. Scumbria