SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Ali Chen who wrote (44597)1/2/1999 6:30:00 PM
From: Elmer  Read Replies (1) | Respond to of 1571405
 
Re: "Where did you get this delirious ideas about "integrated 2MB L2"?
From what future? Are you a close buddy of Time Traveller? Intel can barely yield 1MB of STANDALONE SRAMs at 450MHz today, but you are
ravving about 2MB integrated... "

Ali, you should pay more attention to news releases.

Re: "And again, stop your groundless drivel about
bandwidth, sizes and pin count. "

Groundless drivel? Let me do the math for you as it seems to be over your head. 64 bits is 1/2 of 128 bits. 1/3 speed times 1/2 width is 1/6 bandwidth. 64 data bits plus additional address and control lines is more pins that if the L2 were integrated on die. It's not really that difficult. Ask one of the technicians there to explain it to you.

EP



To: Ali Chen who wrote (44597)1/3/1999 11:31:00 AM
From: Paul Engel  Respond to of 1571405
 
Ail One - Re: " After all, the 2MB of L2 is the yesterday of server
processors. "

And what is the L2 cache of TODAY SERVER PROCESSORS?

It's whatever Intel is shipping because AMD sure isn't shipping any Server Processors.

Paul