SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Petz who wrote (44812)1/4/1999 7:43:00 PM
From: Tenchusatsu  Read Replies (2) | Respond to of 1572913
 
<The number I have is 184mm^2, and that is just 19% bigger than Intel's cheapest chip, the Celeron.>

Imagine how big the K7 will get once they add a minimum of 512K on-die L2 cache.

Celeron can get away with adding just 128K of L2 cache because the P6 core's L1 cache is 32K. The K7 can't add anything less than 512K of L2 cache because its L1 cache is already 128K. It's the old 4:1 rule-of-thumb.

Tenchusatsu



To: Petz who wrote (44812)1/5/1999 12:41:00 AM
From: Paul Engel  Respond to of 1572913
 
Petz - Re: "<And the K7 is Huge, Jim - HUGE - 187 sq. MM> The number I have is 184mm^2, and that is just 19% bigger than Intel's
cheapest chip, the Celeron."

Excuse me - such a huge ERROR on my part !

Re: " Intel would just retaliate by cutting off their supply of
cheap chips or lowering reimbursements from the "Intel Inside" program "

Sure, Petz - can't they get ALL THE CHEAP CHIPS they want from AMD ?

Paul


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News