Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (44826)	1/5/1999 12:30:00 AM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1572934

<AMD won't be adding on-die L2 cache until they transition to the .18 process. I don't know this for a fact, but it makes sense.> I know that, but we can't make a valid comparison between a 0.18 micron K7 (with or without on-die L2 cache) and a 0.25 micron Celeron. We can only compare the 0.25 micron generation and use that as a predictor for the 0.18 micron generation. Speaking of which, I wonder what's the die size of Dixon, a.k.a. Pentium II Enhanced. It should be comparable to the K7 die size, yet easier to manufacture. Tenchusatsu