Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (44846)	1/5/1999 4:48:00 PM
From: Ali Chen	Read Replies (1) \| Respond to of 1571068

Pal, <So, transaction processing doesn't use RANDOM data, eh genius ?> You seem to be confused about the notion of randomness, Pal. That would explain why you failed to correctly process data on water residuals in CERDIPs and missed the answer for the whole year! For your retarded education, in highly simplified form, the data, even random, usually are defined on a certain interval. Depending on the size of this interval, they may or may not fit into individual cache, or whatever. <Ail - Re: "Pal, got benchmarks? Still choking? "> Although years of your premature retirement show up in your global retardation, you were "smart" enough not to ask from where those SPEC numbers were resulted from. It leads to conclusion that you knew the true results that 1M of L2 cache on Xeons does not buy any performance for the money, but were willingly deceptive by stating opposite. Not a surprise though.