Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tony Viola who wrote (45323)	1/10/1999 6:50:00 PM
From: kash johal	Read Replies (2) \| Respond to of 1580236

Tony, Re: 9% power increase or <5% increase Actually the power consumed is not so simple. Your calculation is correct for a passive device such as a resistor or capacitor. A CMOS chip does not consume power as Vcc is increased for example if it is not being clocked. The power consumed is a function of the square law, but is also a function of number of nodes switching on the clock cycle. So it is applications and frequency dependent. As an example, if the CPU is doing a simple calculation that doesn't use the CPU, the power consumed will be much less than complex calculations using the pipelined FPU. If one looks at the matter in more detail, then the power increase from going to 2.3V from 2.2V is much less than the theoretical 9.3%. But let's not turn this into a an electronic course for the thread. The bottom line is that even at a 9% increase, the power dissaption is NOT the issue. Ensuring a good clean power supply, well regulated to 2.3V is the much bigger issue. Regards, Kash.