Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (45484)	1/12/1999 12:51:00 AM
From: Brian Hutcheson	Read Replies (3) \| Respond to of 1573048

re. because the onboard / backside bus minimises bandwidth requirements . Scumbria ,but you still have to get the data from RAM into L2 cache and that is a bottleneck . Each time the x86 cpus were upgraded to the next generation they doubled the width of the data bus up to 586 . After that they maintained the a 64 bit path , prior to that although the DRAM speed stayed the same , performance was increased because more data was brought in parallel . Also with the upcoming .18 process , I would think that expense becomes less of a problem since much more circuitry can accomodated in a smaller space . Brian