Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Michael DaKota who wrote (46293)	1/17/1999 1:30:00 AM
From: Tenchusatsu	Respond to of 1583392

Michael, <I never understood why intel did not implement 256 kb full speed cache in the core, like a celeron or xeon....It would make the pIII quite a bit faster than CeleronA or pII, but still would be slower than Xeon 512 or 1 or 2 mb versions.> First of all, Intel is going to implement 256K of on-die full-speed cache. Dixon, or Pentium II Enhanced, will be released very soon. However, Dixon is strictly for the mobile market and will run at 333 or 366 MHz on a 66 MHz bus. Second, Intel's Coppermine is due to be released this year. This is the 0.18 micron shrink of the Pentium III. Not only that, but instead of 512K of off-chip cache, it will feature 256K of on-die cache. I think it will debut at 600 MHz, but things could change, so don't take my word for it. And finally, Xeon doesn't have a on-die cache, at least not yet. It has a full-speed off-chip cache, but that kind of cache has longer latency than an on-die cache. (But at least it has a shorter latency than the half-speed Pentium II/III cache.) Tenchusatsu