Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Yousef who wrote (46479)	1/18/1999 2:29:00 AM
From: Scumbria	Read Replies (1) \| Respond to of 1573482

Yousef, I suggest that you drop this discussion while you are ahead. I don't claim to be a process expert, and you shouldn't claim to be a logic designer. Scumbria

To: Yousef who wrote (46479)	1/18/1999 2:10:00 PM
From: kash johal	Respond to of 1573482

Yousef, >Re: Re: "Fixing speedpaths with spare gates is standard practice for >microprocessor >designs." >Sorry Scumbria ... Just what do you think microprocessor designers >are doing with an FIB, hooking up "repeaters" ?? I think you are either showing your ignorance on this issue or just spreading FUD again. Yes, folks do place spare gates to fix speed paths. Basically the logic speeds are fantastic with these VDSM processess but the problem is routing delay. Trying to model just one routing path with several layers of metal is NON-TRIVIAL as it requires 3D extraction and complex modelling. There are several ways to "fix" such a speed path. A very simple one is to parallell extra drive transistors to give more output drive. One can also split the path and add an extra driver to reduce loads this way. Also some-times delaying paths can help also if it is a set-up/hold hazard. Onto FIB issues, FIB's DONT create NEW transistors, all you can do is make cuts and add connections. They are simply a way of making simple limited edits. They are very usefull as a way of emulating the effects of metal fixes. I respect your process knowledge but on this issue you are clearly out of your depth. Regards, Kash