Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (48166)	2/2/1999 9:47:00 PM
From: Scumbria	Read Replies (1) \| Respond to of 1571811

Elmer, Re: "AMD will show its K7 at .25 microns and describes its out of order FPU, which it claims will execute FPU instructions at two FLOPS per cycle, 3DNow! SIMD instructions at four FLOPS per cycle peak rate and up to three MMX SIMD instructions per cycle" Incredible!! TWO FLOPS per cycle for FPU and FOUR FLOPS for MMX SIMD. That kind of tells you how accurate "The Register" is. You quoted the Register as saying "up to three MMX SIMD instructions per cycle" and then accused them of saying "FOUR FLOPS for MMX SIMD". K6 has a separate MMX unit from the FPU. Maybe K7 has something similar? "ONLY THE Register TELLS IT LIKE IT IS" You do have 15 minutes to fix this. Scumbria