Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (48668)	2/5/1999 2:57:00 AM
From: Paul Engel	Respond to of 1572643

Ten - Re: "Jerry said that the K6-2 has the 100 MHz bus and Celeron doesn't! Nasty thing, that 66 MHz Celeron bus.' And Jerry never told a lie ! Or was it "Jerry never told the truth "? He didn't bother to inform the DIP STICK ANALYSTS that the 66 MHz FSB on a Celeron didn't effect the L2 cache speed - that the cache ran at full CPU speed, whether it be 333,366 400, 433 or 466 MHz ! And that the 100 MHz K6-2 was stuck with a FIXED 100 MHz L2 cache no matter WHAT SPEED THE K6-2 ran at - 300 MHz ,350 MHz,400 MHz, etc. Maybe the "lie" was in the omission. Paul