Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (49167)	2/10/1999 2:38:00 AM
From: Scumbria	Read Replies (1) \| Respond to of 1573092

Paul, Calculating the average latency of dram in any system is a problem of complexity approaching chaos. The exact timing and addresses of cache misses has a huge impact on the behavior of the memory controller. If you change the cache size, you completely alter the behavior. The only parameters which can be accurately calculated are minimum latency, and peak bandwidth. K7/SDRAM beats Intel/DRDRAM at both. As I've stated on many occasions, for most apps the latency or bandwidth of motherboard DRAM is of little consequence. Scumbria