Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Gerald Walls who wrote (73970)	2/18/1999 4:18:00 PM
From: Tenchusatsu	Respond to of 186894

<I believe the plans are to phase out the Slot 1/Slot 2 design to go back to a socket. The appearances are that the Slot 1/Slot 2 design was a stop-gap until Intel could put the cache in the chip itself. This is based on speculation at Tom's Hardware, which you can choose to accept or not.> Slot 1 and Slot 2 are definitely not stop-gap. Although I don't know all the facts, I have a feeling that the slot form factor is not just for holding external cache chips. And even external caches aren't going away, not just yet. Merced, I think, will have an external L2 cache, in addition to the on-die L0 and L1 caches. That could be the last CPU that gets an external cache, but I'm not certain. Tenchusatsu