Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: greg nus who wrote (50579)	2/22/1999 10:19:00 PM
From: Cirruslvr	Respond to of 1572718

From JC's page This is a table that compares the miss rate to the size and association of the L1 cache. "Size Assoc Miss Rate Example 16K 4-way 0.020 Pentium III 32K 2-way 0.014 K6-x 64K 2-way 0.010 K7 64K 4-way 0.009 Source: Computer Architecture, A Quantitative Approach Hennessy and Patterson a very cool book! :) Okay, here we go again: this version even better proves my point! Here, the K7 has exactly (or close enough to) half the miss rate of the PIII, a 50% increase in "speed". Going to 4-way would have only made it 55% better than the PIII's, but (as I've been just reminded) would have made it much more difficult to ramp, MHz-wise." chiptech.com