Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: kash johal who wrote (51768)	3/6/1999 8:46:00 PM
From: Ali Chen	Respond to of 1572637

Kash, thanks for correcting my terminology. It sometimes hard to perform correct translation between languages, and I am not a chip designer. <K7 will be demonstrated in a few weeks> It would be nice if some idiot could eventually ask a straight question at what core voltage it runs:) You know, we are having a dispute here, is it 2.5V as for K6, or about one volt less as Maxwell reported sometime ago :) Take care, - Ali

To: kash johal who wrote (51768)	3/6/1999 10:50:00 PM
From: Elmer	Read Replies (1) \| Respond to of 1572637

Re: "Re <Sorry Ali but you got things backwards. 'Sequential gates'? You mean combinational gates between sequential elements.> Just to jump in here. You were correct except for the terminology. There are always a "series" of logic gates ( Combinatorial function) required to perform a certain function. Designers split up this series by inserting a "clocked" element (a flip-flop - also known as a "sequential" element." I believe you were actually intending to agree with me as the above quote was mine, not Ali's. I was correcting Ali's misunderstanding of basic design principles. I might add though that a latch is a sequential element as well as a Flip-Flop. EP