Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Tony Viola who wrote (75884)	3/9/1999 12:32:00 PM
From: Scumbria	Read Replies (1) \| Respond to of 186894

Tony, If back to back, or serial (one driving another) latches update on the same clock cycle, you have a race. Very simple. In the world of high performance microprocessors, it isn't that simple. Circuit designers frequently use asynchronous dynamic logic chains, in order to make the extremely short cycle times. For example, it is nearly impossible to build the cache/TLB logic at speed completely in static logic. (Architects are starting to reduce the need for this sort of complicated circuitry by implementing deeper pipelines.) This sounds as mysterious as AMD's last "explanation", which was a "mask problem." AMD did not say it was a mask problem. They said it was "a speedpath which was fixed by a late mask change." Which makes perfect sense. Scumbria