SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?


To: unclewest who wrote (17416)3/17/1999 5:51:00 AM
From: unclewest  Read Replies (1) | Respond to of 93625
 
read the last sentence for rdram schedule. samsung previously said production estimate was for 5 million rdram's per month by june. are they ahead of schedule?

eet.com

(03/16/99, 11:00 a.m. EDT)

KIHEUNG, South Korea — Samsung Electronics Co. Ltd. today said it began mass production this month of 256-megabit synchronous DRAMs using a new 0.18-micron process technology, and said it was the first chip maker to have done so.

Samsung said it aims to ship 2 million to 3 million SDRAMs this year, generating $200 million to $300 million in revenues. The average selling price of 256-Mbit SDRAMs in 1999 is expected to be about $105 each, according to Samsung, which used a forecast by analysts at In-Stat Inc. (Scottsdale, Ariz.). The average selling price is expected to drop to $55 in 2000 and to $40 in 2001, according to Samsung.

Samsung said it has begun shipping initial 256-Mbit SDRAMs to major personal computer makers, including IBM, Siemens, Dell, Compaq and Hewlett-Packard.

The 256-Mbit memory is fully compatible with the current PC100 and PC133 standards, according to Samsung. The device has a power consumption 70 mA, and it operates at either 3.3 V or 2.5 V. While operating at 3.3 V, the maximum speed of the memories is 167 MHz. At 2.5 V, the maximum speed is 143 MHz.

Samsung said next month it plans to complete development of 256-Mbit DRAMs based on Rambus Inc.'s high-speed memory architecture