SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Scumbria who wrote (53035)3/21/1999 12:03:00 AM
From: Gary Ng  Read Replies (1) | Respond to of 1583379
 
Scumbria, Re: The Alpha 21164 already runs at 700 Mhz in an old 0.35u process. Samsung is promising 1GHz by the end of the year.

Does that mean 21264 is a step backward as it seems to have
some problem going above 600Mhz ? Also, will they still make
21164 given that 21264 is out. Based on indication from
Compaq, it seems that they are going to sell 21264 based
system only.

Gary



To: Scumbria who wrote (53035)3/21/1999 12:07:00 AM
From: Elmer  Read Replies (1) | Respond to of 1583379
 
Re: "The Alpha 21164 already runs at 700 Mhz in an old 0.35u process. Samsung is promising 1GHz by the end of the year."

Perhaps but the Xeon out performs it in integer operations.

Re: "What K7 has that Intel and IBM don't, is a 3-cycle L1 cache lookup. P6, PPC, K6, M1 all use a 2-cycle cache lookup. There is not enough time to do address calculation, address translation, cache lookup, and cache array access in 2 cycles at 600+ Mhz."

What Intel has is production silicon and positive margins. AMD has foils.

Re: "Alpha, Willamette, M3, K7 all are using >2 clocks L1 lookups. K7 and Alpha are the first to get there however."

K7 doesn't have anything. There is no production silicon.

EP



To: Scumbria who wrote (53035)3/21/1999 12:23:00 AM
From: Gary Ng  Read Replies (1) | Respond to of 1583379
 
Scumbria, Re: There is not enough time to do address calculation, address translation, cache lookup, and cache array access in 2 cycles at 600+ Mhz

Forgive my ignorance but hasn't PIII hit the 550 point and is
it possible to squeeze a bit more(may be jack up the voltage)
to go beyond 600Mhz ?

Gary



To: Scumbria who wrote (53035)3/22/1999 4:04:00 PM
From: Tony Viola  Read Replies (1) | Respond to of 1583379
 
Scumbria,
What K7 has that Intel and IBM don't, is a 3-cycle L1 cache lookup. P6, PPC, K6,
M1 all use a 2-cycle cache lookup.


Why is it better to get results out of the cache in three cycles, rather than in two cycles? It's the sooner the better in computers, isn't it?

Tony