Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (53763)	3/31/1999 2:54:00 PM
From: Scumbria	Respond to of 1572745

Ten, a chipset can be designed so that two of any* processor can be made to work in parallel.* That is true if the caches are designed to be coherent, and are correctly functioning as such. I doubt that a lot of time has been spent testing MP cache coherency for the K6 family. And it's unlikely that the performance of the dual K6-III will be that much more than a single Pentium III For some applications, I would expect the performance of a dual K6-III to almost double the performance of a single PIII. Scumbria