SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (54192)4/5/1999 12:42:00 AM
From: Process Boy  Read Replies (2) | Respond to of 1580486
 
Cirruslvr - 512k real estate on .18

It's pretty "big". AMD has tighter pitches, which would be a positive vs. real estate consumed. I'll provide a rough estimate shortly.

PB



To: Cirruslvr who wrote (54192)4/5/1999 3:00:00 PM
From: Paul Engel  Respond to of 1580486
 
Cringe - Re: "Do you know if 512K on-chip cache would be big on the .18 process? "

AMD's Kmart 63 added 37 sq. mm (81 - 118) for the additional 256K L2 cache to that chip.

Doubling this from 256K to 512K, while shrinking from .25 to 0.18, should add about 38 sq. mm. to Kmart 7, assuming AMD's SRAM scales perfectly with their process feature size reduction.

Paul


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News