Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Process Boy who wrote (54202)	4/5/1999 1:14:00 PM
From: kash johal	Respond to of 1580641

PB, I think your estimate is pretty close. The move from 0.25 to 0.18 should double the density. So the K7 should get down to sub 100mm2. And on the k-3 the current cache is around 38 mm2 so 512K of cache should take pretty much the same area of 35-45mm2. A k7 with 512K level II cache in 0.18 should therefore be in the 130-140mm2 range. And 1Mb cache would take it to the 180mm2 range. That's pretty much the current size of the PII/PIII fanily so it should be somewhat manufactureable. Of course AMD's process is inherently lower yielding than Intels, but there again Cache Ram has in-built redundancy so yields could well be reasonable. Regards, Kash