SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (54330)4/5/1999 7:17:00 PM
From: Paul Engel  Read Replies (2) | Respond to of 1576893
 
Jimbo - Re: "At 184mm2 on .25u what size is that on .18u copper?"

AMD has said it will be below 100 sq. mm.

However, without an on-chip L2 cache, it will be SEVERELY limited.

Look for AMD to graft on an L2 cache, delay it and bring it out late next year at 138 sq. mm. - about 20 mm larger than Intel's Coppermine.

Paul



To: Jim McMannis who wrote (54330)4/5/1999 7:17:00 PM
From: RDM  Respond to of 1576893
 
I recall someone saying that at .18 the K7 could be 125 MM2 with an 512K L2 cache.



To: Jim McMannis who wrote (54330)4/5/1999 7:20:00 PM
From: Tenchusatsu  Respond to of 1576893
 
<At 184mm2 on .25u what size is that on .18u copper?>

Doing the math, the estimated die size of the K7 on 0.18 microns is about 95 mm2, assuming that AMD doesn't add on-die L2 cache.

Tenchusatsu


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News