Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (54372)	4/5/1999 11:14:00 PM
From: Jim McMannis	Read Replies (3) \| Respond to of 1578097

Didn't I see the K7 running Winstone 99 at 43 or was that a bogus article?

To: Scumbria who wrote (54372)	4/6/1999 3:22:00 AM
From: Tenchusatsu	Respond to of 1578097

<x86 data dependencies actually decrease the penalty of a multi-cycle cache. If instruction 2 is stalled waiting for data from instruction 1, it gives instruction 3 extra time to do a cache lookup without performance penalty. I don't think your argument works.> Good point. I'll remember that the next time you mention that Rambus DRAM is useless because it does nothing with the latency. ;-) (Of course, things are different on the chipset level, so that's another argument.) Tenchusatsu