Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (56056)	4/22/1999 6:20:00 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 1570917

<Adding some instructions is the same as adding in die cache? I don't think so.> I think the instructions are tougher to add than die cache, even if the cache was added from scratch. The instructions have to validate tons more logic, plus support new registers, new data paths for the cache-streaming instructions, revised execution units, etc. And that's before you have to worry about speed paths in silicon. Adding cache, on the other hand, is easier because the logic is less complex, except for the cache controller, of course. Correct me if I'm wrong. <As far as the Mendocino ramp. Remember that The mendocino started at 300 and 333. While the Pentium II was at 450. Intel had the luxury of ramping the Celeron much slower. AMD had to start the K6-III at 400 and 450.> Remember that many people were also having a blast overclocking Celerons from 300 to 450 MHz. So if Intel wanted to, they could have debuted the Mendocino at 400 MHz. (A 450 MHz debut would have been pushing it in terms of reliability, IMHO.) Tenchusatsu