SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Jim McMannis who wrote (57100)5/3/1999 4:12:00 PM
From: Tenchusatsu  Respond to of 1572777
 
<Kind of curious if the P6 core was designed with MHz speed in mind or was it just a fortuitious event?>

P6 core was designed with MHz in mind. I think back then, Intel predicted that pure clock speed would be more important than the performance-per-clock paradigm that Cyrix and AMD were pursuing.

Taking things a step further, Willamette is designed for insane MHz, I believe. I've heard about some weird tricks that Willamette pulls off that makes me wonder, "Can they really do that?" Unfortunately, my knowledge of Willamette is very vague at the moment.

<Before you came on the board I suggested the P5 could have easily reached 400+ MHz on .25u. Even that this might have been a better strategy for Intel than the Celeron but apparently Intel wanted to move away from Socket 7, which didn't bury it anyway.>

I agree about the P5 vs. Celeron strategy, but as an Intel guy I didn't want to say it until someone else did, like yourself.

Oh well. The good news is that I can upgrade my Pentium II 266 MHz to a Celeron 433 for real cheap now. That wouldn't be possible if the Celeron were based on the P5 core rather than the P6 core.

Tenchusatsu



To: Jim McMannis who wrote (57100)5/3/1999 4:49:00 PM
From: Scumbria  Read Replies (1) | Respond to of 1572777
 
Jim,

I can not overstate the importance of the extra clock cycle in the L1 cache lookup on K7. ;^)))

Scumbria