Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (57108)	5/3/1999 5:10:00 PM
From: Scumbria	Read Replies (1) \| Respond to of 1572669

Jim, The fundamental speedpath in every CPU I have ever worked on (or heard about) has been the time to access the L1 cache. The Alpha architects took this into consideration and added an additional clock onto the L1 cache access, which is largely responsible for the 21164 obtaining >700MHz in a 0.35u process. The same approach was taken on K7, which should allow K7 to hit very high clock rates in the not to distant future. People can speculate endlessly about the clock for clock performance of K7 (which should also be good), but it was clearly architected for MHz first. Scumbria