Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: grok who wrote (57226)	5/4/1999 11:34:00 PM
From: Scumbria	Read Replies (2) \| Respond to of 1572612

KZ, When you're issuing 6 or more instructions on the average you've got at least one taken branch in the group and all instructions after the taken branch are useless with a conventional cache. Why would a conventional cache be useless? Caches are completely random access. What the trace cache does do is allow you to speculatively prefetch without an address calculation. You will be hard pressed to find an x86 CPU which averages much more than 1 instruction per clock. The trace cache will likely prove to be another in a long line almost useless features from the minds of architectural dreamers. Scumbria