Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: grok who wrote (57252)	5/5/1999 2:46:00 AM
From: Scumbria	Respond to of 1572746

KZ, Think about issuing 6 instructions in one cycle. If the 3rd instruction is a branch then you're not going to process the last 3 instructions during that cycle. Three issue slots were wasted. Branch prediction just means that you don't waste 6 issue slots in the next cycle but it can't get you back the 3 that you just lost. We already agreed that x86 processors only complete about 1 instruction per clock. That means that they only issue 1 useful instruction per clock (on average.) Which means that the trace cache is almost useless. I think that you have been posting that 10% gets you 500% higher price. True, but I was referring to MHz. The PR system was a huge flop for Cyrix. Scumbria