SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Scumbria who wrote (57504)5/7/1999 2:27:00 AM
From: Paul Engel  Respond to of 1572942
 
SCUMbria - Re: ". A 64 bit connection to the L2 at 550MHz?
2. A 128 bit connection to the L2 at 300MHz?"

Intel's is a 72 bit connection - to include ECC.

Did AMD forget ECC in their cache plans ?

Sounds like server customers are not going to appreciate that FOOBAR !

Paul



To: Scumbria who wrote (57504)5/7/1999 2:31:00 AM
From: Paul Engel  Respond to of 1572942
 
SCUMbria - Re: "Which would be better?

1. A 64 bit connection to the L2 at 550MHz?
2. A 128 bit connection to the L2 at 300MHz?

For die size - the 64/72 bit approach !

The desKtop 7 is going to have a LOT OF REAL ESTATE wasted on 64 extra C4 solder balls and DRIVER TRANSISTOR PAIRS/buffers for this interface.

Maybe that's why the desKtop 7 i such a HUGE DIE at 184 sq. mm.

Paul



To: Scumbria who wrote (57504)5/7/1999 3:26:00 AM
From: Tenchusatsu  Respond to of 1572942
 
<Which would be better? 1. A 64 bit connection to the L2 at 550MHz? 2. A 128 bit connection to the L2 at 300MHz?>

You forgot to add:

3) Two 64-bit unidirectional connections to the L2 at 600 MHz?

(Microprocessor Report says Mendocino's on-die L2 cache has two 64-bit connections. Coppermine and Cascades could be similar, if not better.)

Tenchusatsu