SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?


To: Alan Hume who wrote (20276)5/13/1999 2:41:00 PM
From: Ian Anderson  Read Replies (1) | Respond to of 93625
 
Alan,

There is nothing to prevent a chipset manufacturer from supporting 4 or even 8 Rambus channels on their memory controller. The pincount would not be prohibitive. One might expect a sever chipset to have this support.

As for Merced, I think it is a dead product.

The delays in shipping it will mean that the Pentium III will be running at a higher clock speed by the time Merced is available. Also I think Merced will be like the P6, in that it will run 32 bit (i.e. current) applications, slower than existing processors, and only show a performance improvement when the apps are recompiled (i.e. never in it's lifetime) Intel might get the software infrastucture ready by the time we get to the Merced III.

Ian



To: Alan Hume who wrote (20276)5/13/1999 4:55:00 PM
From: Dave B  Respond to of 93625
 
<Delete: Tenchusatsu already responded>