Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (58349)	5/17/1999 1:15:00 PM
From: grok	Read Replies (2) \| Respond to of 1574683

Re: <I believe that the 21164 also uses a multi-cycle L1 cache.> Nope. The 21164 uses a single cycle L1 and a huge on-chip L2 with many cycles (can't remember how many but it's alot). A small, single cycle L1 doesn't limit frequency unless there are other things going on in the same cycle. The problem with the 21164 is that the on-chip L2 access is so long that a big L1 with two cycle access beats smallL1+hugeL2. Of course, I doubt that the last word is in on this subject.