Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (59788)	5/27/1999 9:16:00 AM
From: Scumbria	Read Replies (3) \| Respond to of 1572746

Paul, The processor will contain more than 256 internal general-purpose registers, 128 floating-point registers using 84-bit floating point numbers, parallel numeric processing, 64-bit memory addressing (over 1.84 thousand trillion addresses), MMX and SIMD extension support and symmetrical multiple processor abilities. These features of the IA64 architecture are very compelling! As compilers become more sophisticated, the large register set will provide a nice speedup for some special purpose applications. The vendors say Merced also will maintain full compatibility with the 32-bit Pentium and HP's PA-RISC MAX2 instructions. This sounds like a debilitating amount of baggage for Merced. From a software developers point of view, it appears good- but for the CPU designers it is a nightmare. Scumbria