SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (59805)5/27/1999 2:28:00 PM
From: Shane Geary  Read Replies (1) | Respond to of 1573924
 
Cirrusvlr - Re "how many K7's can fit on a wafer"

By my (well, by a Nikon stepper's) calculations, about 140-150 die per wafer.

The reason that you don't get the theoretical maximum (ie wafer area divided by die size (or 171 for K7)) is that (i) you lose about 1.5mm around the wafer edge where die won't yield, and (ii) you're fitting square chips on a circular wafer.

Regards,

Shane



To: Cirruslvr who wrote (59805)5/28/1999 1:18:00 AM
From: greg nus  Read Replies (1) | Respond to of 1573924
 
Cirruslvr, k-7= 184mm2 AM i the only one to notice the cost of wafer realestate is once again going up rather than down. Prevoiusly the trend was to smaller dice. in theory the higher cost from lower yields should suppot higher selling prices for the chips. We will have to wait to see what happens.


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News