SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (59927)5/28/1999 1:21:00 PM
From: Jim McMannis  Read Replies (1) | Respond to of 1574273
 
RE:"A partial shrink would mean taping out for the new process with the old database, and modified design rules."

From reviewing old chats with AMD employees I remember that this was the plan for the K6-III. Paul has heard something similar. Also if the K6-III-500 and 550 run at 2.2v could this be evidence of a partial shrink. Supposedly the K6-III can make it to 600 using this shrink. Does this sound feasible?

Jim



To: Scumbria who wrote (59927)5/28/1999 3:31:00 PM
From: Elmer  Respond to of 1574273
 
Re: "A complete shrink would most likely involve a complete relayout of the chip, which is much more time consuming."

That would be a compaction, not a shrink. I believe a partial shrink would be a reduction in channel lengths only, a complete shrink, or "dumb shrink" would be a port to the new process but with the old layout.

EP


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News