Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Tony Viola who wrote (82192)	5/31/1999 2:37:00 PM
From: Paul Engel	Respond to of 186894

Tony - Re: "is the 100 MHz vs. 133 MHz interface logically, i.e., gates, latches, timing different, or "just speed" different?" The speed is, as you noted, different - by 33 MHz. However, each "type" of DRAM has its own peculiar timing characteristics with address set up time times, tRas, tCAS, etc. So there are a whole host of timing parameters that may not perfectly scale - and would have to be adjusted in +the chip set logic/timing circuits to match the PC133 specs. Paul