Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (60402)	6/3/1999 11:14:00 PM
From: grok	Read Replies (1) \| Respond to of 1571405

RE: "<Or AMD provides a chip set with interleaved memory (not likely).> Why not?" Well they might do this in some future highend server product. I doubt that they or any 3rd party chip set designers have this for the K7 intro or will have it soon. It is pretty expensive for low or mid range PCs. It takes a lot of pins either on the chip set or a bunch of discrete Mux chips. If you're using 4Mx16 drams then min memory size is 64 MB. Not impossible but I think unlikely. Maybe some of the high school students with a MB will tell us if it supports interleaving.