Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: fyo who wrote (61240)	6/10/1999 9:31:00 AM
From: Scumbria	Read Replies (1) \| Respond to of 1572107

fyodor, I was under the strong impression that moving the controller on-chip (CPU) would lower the latency of DRDRAM significantly. It definitely will improve DRAM latency and performance by a noticeable amount. This was demonstrated by the Cyrix MediaGX, which uses an onboard DRAM controller and no L2 cache. High performance systems are becoming increasingly dependent on SRAM, as evidenced by the large caches. I also believe we will see a move toward ESDRAM type memories, which use an SRAM cache to service page hits. Scumbria