SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (61247)6/10/1999 9:41:00 AM
From: Ali Chen  Read Replies (1) | Respond to of 1572190
 
Scumbria, <we will see a move toward ESDRAM type memories,
which use an SRAM cache to service page hits.>

I don't think this will solve the problem. The
ESDRAM is essentially the Lx-level cache integrated
on the top of regular DRAM. You can't make all
the memory as SRAM, so the bulk of it must be
still as DRAM, with the same latency problems.
You will just shift the problem into
inner layer but not solve it, IMHO.

Regards,
- Ali



HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News