SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (61333)6/11/1999 12:56:00 AM
From: RDM  Read Replies (2) | Respond to of 1571911
 
<Did you get that Paul???>

20% (Int) and 40% (FP) were for binary code Spec using 600Mhz k7 vs 550 Mhz Xeon both with 512K cache. They also showed 550 Mhz K7 that was approximately 10% less. I could be a few % optimistic on the SpecInt since it was up on the screen for a relatively short time.

I am sure Scrumbia took more accurate estimates from the charts than my bifocals allow!



To: Cirruslvr who wrote (61333)6/11/1999 12:59:00 AM
From: RDM  Read Replies (2) | Respond to of 1571911
 
The size of the group was relatively small. About 80 people were present, none of them had a Scrumbia nametag.



To: Cirruslvr who wrote (61333)6/11/1999 1:05:00 AM
From: Paul Engel  Read Replies (1) | Respond to of 1571911
 
Cringe - Re: "No special compiles were done for Spec Int and Spec FP." Did you get that Paul???"

Yes, I got that Cringe.

What of it?

Paul



HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News