Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: RDM who wrote (61335)	6/11/1999 1:07:00 AM
From: Charles R	Read Replies (2) \| Respond to of 1571926

RDM, "20% (Int) and 40% (FP) were for binary code Spec using 600Mhz k7 vs 550 Mhz Xeon both with 512K cache. They also showed 550 Mhz K7 that was approximately 10% less. " The key thing to note is these benchmarks are: a) without code optimizations b) without using any of the new instructions and, most importantly, c) with 1/2 speed L2 cache for K7 vs. full speed cache for PIII Assuming AMD doesn't glitch on the manufacturing side, in 3 months this baby will fly. This is beyond what rumor mill said and beyond my expectations. Can't wait to hear about Wilamette details! Chuck