Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Stormweaver who wrote (63628)	6/28/1999 5:04:00 PM
From: Burt Masnick	Respond to of 1572232

At the moment I think the answer is 1.

To: Stormweaver who wrote (63628)	6/28/1999 5:07:00 PM
From: ericneu	Read Replies (1) \| Respond to of 1572232

What's AMD's maximum n-way config ; 4,8 ? Thanks. <eom> --- One-way. Without getting down and dirty, Super Socket 7 (what the K6-x family uses) is lousy for multiprocessing, so no one ever did it. The K7 is designed so that it could easily support multiprocessing, but the initial chipsets won't support it. - Eric

To: Stormweaver who wrote (63628)	6/28/1999 5:44:00 PM
From: Ali Chen	Read Replies (3) \| Respond to of 1572232

James, <What's AMD's maximum n-way config ; 4,8 ?> The following link answers your question: www1.amd.com "Question: Will the AMD Athlon™ processor support multiprocessing? Answer: Yes. The AMD Athlon™ processor bus architecture is designed to support scalable multiprocessing. As the AMD Athlon evolves into a family of processors, multiprocessor systems (workstations and servers) based on forthcoming AMD Athlon platforms are planned to become available. The number of AMD Athlon processors in a multiprocessor system is a function of chipset implementation, and not the AMD Athlon design. Forthcoming optimized chipsets are planned to enable multiprocessor system designs based on 2,4,8 or more AMD Athlon processors." Digital has developed a set of chips called "Tsunami" that theoretically allows to interconnect as many EV6-compliant processors as you wish (limited only by processor ID field, if architecture is non-clustering). Oddly enough that Intel is the manufacturer of these chips by DEC-Intel settlement.