Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: kapkan4u who wrote (86131)	7/26/1999 12:12:00 AM
From: Elmer	Read Replies (3) \| Respond to of 186894

Re: "How much of the performance improvement is due to DRDRAM and how much is due to L2? I assume that CuMine FPU is the same as in PIII." The discussion I was privy to did not discuss DRDRAM, but in regards to FPU, some of the Coppermine improvement was the result of "complier technology". Now I don't know exactly what was meant by that but it could involve the use of SSE instructions for FPU code. Incidentally, if Intel produces the long rumored "Cascades" followon to Xeon, that being a Coppermine with anywhere from 512K to 2 Meg of L2, it would make sense that the performance would exceed the K7 in it's existing form. The K7 would benefit by the inclusion of onboard L2 but it is unlikely that AMD can yield with a significantly larger die. Fullspeed offchip L2 is equally unlikely due to manufacturing problems and testability with an ultra-highfrequency BSB, untestable with today's manufacturing technology. AMD's only hope seems to be higher clock speed on a given process. With their track record, it remains a longshot. EP