SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: fyo who wrote (66974)7/30/1999 12:22:00 AM
From: Tenchusatsu  Read Replies (2) | Respond to of 1576376
 
<Pentium --> PIII: 275% increase in transistor count
PIII ---> Athlon: 67% increase...>

It's too bad I can't reveal transistor counts for Merced and Willamette!

Tenchusatsu



To: fyo who wrote (66974)7/30/1999 5:27:00 PM
From: grok  Read Replies (2) | Respond to of 1576376
 
RE: <I'm assuming 3M transistors per 32K of L1 cache.>

At 6 transistors per cell 32KB of cache has 6*8*32K=1.57M transistors in the array. Of course there are tags, cam, decode, etc but it'll never get you to 3M.


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News