Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Cirruslvr who wrote (67764)	8/5/1999 8:45:00 PM
From: Charles R	Read Replies (1) \| Respond to of 1576974

Cirruslvr, <Kap - RE: "Far fetched? I think so, but amusing nevertheless." Sorry to put a dent in your theory:> The design/process problems on CuMine are now abundantly clear but I would not discount the additional instruction theory at all. Remember, AMD had first silicon on Athlon about a year back and the first MDR article on K7 is about 9 months old giving Intel plenty of time to incorporate some additional stuff into CuMine. Also, I have heard many times in private gatherings that there are some FP improvements. However, none of the folks coughed out what they are. Because the basic PIII architecture is a low octane one compared to K7, I didn't bother to press for details. Yes, Intel may reduce the gap on couple of irrelevant benchmarks but at any clock speed PIII architecture not strong enough to stand against Athlon. Chuck

To: Cirruslvr who wrote (67764)	8/5/1999 10:19:00 PM
From: Cirruslvr	Respond to of 1576974

Anyone else catch this - "Coppermine will launch at 667MHz because of the holdover P856 version, she said." That came from The Register article in the post I'm replying to. If their source is correct, Intel has canned the 600MHz Cuontimemine.

To: Cirruslvr who wrote (67764)	8/5/1999 10:43:00 PM
From: grok	Read Replies (4) \| Respond to of 1576974

RE: <Coppermine will launch at 667MHz because of the holdover P856 version, she said.> What a mysterious sentence. I believe that P856 is the 0.25u process. Does this mean that there was an 0.25u Coppermine? Or are they starting with the 0.25u PIII, shrinking it in a way that doesn't use the full P858 and then adding L2 cache? Also, wasn't the original plan to intro the 0.18u Cumine at 600 MHz? Now they are kludging around but moving up to 667 MHz. Very strange.