Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Pravin Kamdar who wrote (70033)	8/27/1999 2:59:00 AM
From: Elmer	Read Replies (2) \| Respond to of 1572376

Re: "Yes. If nothing else, the K6-III gave AMD experience adding the L2 on chip. It should not be difficult for them to add 512 KB L2 to the K7 in 0.13u (or maybe even 0.18u). " The K6-III demonstrated that AMD has major problems with large die and added L2. To say that "It should not be difficult for them to add 512 KB L2 to the K7 in 0.13u (or maybe even 0.18u)" shows a real lack of understanding of the obvious problems AMD has already demonstrated, IMHO. They couldn't yield significant quantities of K6-III's on .25u but you don't see any difficulties with large L2s on .18u & .13u! Intel is the only company shipping product on .18u while AMD hasn't shown any ability to significantly manufacture K7s on .25u and you are already blessing their L2 extended efforts on .18u & .13u! You get to go to the head of the class of true AMD ultra believers! Re: "But, off chip high speed SRAMs should be available by that time" Don't hold your breath. Off die full speed L2 ain't gonna happen above 600MHz. It's unmanufactureable and untestable. It's on die L2 (which AMD can't manufacture) or it's off die at 1/2 core speed. EP