SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Tenchusatsu who wrote (70994)9/4/1999 5:04:00 AM
From: Pravin Kamdar  Read Replies (3) | Respond to of 1575007
 
From the link I posted last night:

The next-generation version, the EV-7 (or
21364), is scheduled to tape out in December. It's intended to support clock
speeds in excess of 1 GHz and will include 1.5 Mbytes of integrated L2 cache, a
6-Gbyte/ second direct Rambus memory controller, a 3-Gbyte/s I/O interface and
a direct processor-to-processor interface. The package is designed to support
large-scale multiprocessing and high-availability systems.

Even with Alpha and Ultrasparc in the picture, Intel believes it has licked the one
paper spec that has kept it from pushing to the front of the pack: floating-point
performance. Merced will deliver 6 Gflops of single-precision floating-point and 3
Gflops double precision.


No comment on these figures? I would think a 64 bit K8 could match or beat the Merced numbers.

Pravin.



To: Tenchusatsu who wrote (70994)9/4/1999 11:46:00 AM
From: d[-_-]b  Respond to of 1575007
 

Ten,

RE: Even Intel is planning for the
coexistence of IA-32 and IA-64 for quite a while, as in years.


That's why I'm wondering when AMD will layout their plans for the future. To use an old saw, Merced is late, took years to develop, I guess AMD could probably just crank out a 64 bit design tomorrow? And MSFT will just come running to help develop a version of NT64, and all vendors will compile two sets of binaries for such a high volume chip. Not.

RE: However, AMD already licensed the Digital EV6 bus for Athlon. Maybe they're
headed toward an Alpha-compatible processor in the future?


Sweet, after Compaq and MSFT just announced they have dropped NT64 development on this chip.



To: Tenchusatsu who wrote (70994)9/4/1999 5:37:00 PM
From: Steve Porter  Respond to of 1575007
 
Tench,

Just a WAG (not based on anything of substance other than extrapolation), I could see AMD going 64k86 in the future. 64Bit x86 with register windowing for perfect compatibility with old x86 code, but a full register set (read lots of registers) for new code. In fact I would be surprised to see Intel do this to, for future ia64 chips with ia32 support.

Regards,

Steve