Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Goutam who wrote (74016)	10/5/1999 1:06:00 PM
From: tejek	Read Replies (1) \| Respond to of 1572604

Goutama RE <<<Looking at the details above, I get the impression that AMD has a lot of confidence in it's µp design capabilities (and rightfully so). I applaud their decision to utilize faster FSB, 64-bit PCI, AGP4x, at core speed but off-die - 16way set-associattive cache, PC2100 DDR DRAM, etc., with Athlon Ultra. It's going to be one great chip with a kick-#$% infrastructure.>>> What I like is how quietly they are going about doing this stuff. No high drama announcements but stealth all the way. It feels like a company with a purpose. And they leak info when they have to. GO AMD!!! ted

To: Goutam who wrote (74016)	10/5/1999 1:13:00 PM
From: Charles R	Respond to of 1572604

<Looking at the details above, I get the impression that AMD has a lot of confidence in it's µp design capabilities (and rightfully so). I applaud their decision to utilize faster FSB, 64-bit PCI, AGP4x, at core speed but off-die - 16way set-associattive cache, PC2100 DDR DRAM, etc., with Athlon Ultra. It's going to be one great chip with a kick-#$% infrastructure. > Lot of this was Raza's technology leadership. Would have been nice if he stayed on. Whatever it is, this Microprocessor forum was one hell of a forum for AMD to tell their story - with all the technology and analyst community watching.

To: Goutam who wrote (74016)	10/5/1999 1:14:00 PM
From: Elmer	Read Replies (2) \| Respond to of 1572604

Re: "o AMD doesn't think OS support will be a problem." Now that ought to fill you with confidence! EP

To: Goutam who wrote (74016)	10/5/1999 3:53:00 PM
From: Paul Engel	Read Replies (2) \| Respond to of 1572604

Goutama - re: "o Adding 64bit capabilities increases the die size only 5% over 104sq.mm of Athlon using .18u process." This I have to see ! Doubling up the entire data AND Address Buses - from 32 to 64 lines each - and incurring only a 5% die size increase. Gotta see it to belive it ! Paul

To: Goutam who wrote (74016)	10/5/1999 4:24:00 PM
From: Goutam	Read Replies (1) \| Respond to of 1572604

More points on AMD's X86-64 _______________________________________________ (from jc-news.com 99/10/05, 1:30pm update) Aha! Take a look here (http://www.amd.com/news/prodpr/99105.html) at AMD's official press release about their new technologies. :) More points? oÿ 6.4GB/s per connection bandwidth for LDT (Lightning Data Transport) oÿ AMD's making a strong lean noting that x86-64 will allow use of 64-bit "technology" while using 32-bit programs without penalty (Merced is expected to be very slow in 32-bit x86 stuff). "extending x86 to include a 64-bit mode that has both a 64-bit address space and a 64-bit data space. oÿ Future 64-bit processors will be able to detect which mode is needed (32- or 64-bit) and compute accordingly." oÿ LDT will appear for the K7 family in the second half of 2000 Linux (and BSD, Solarisx86, what have you) kernels should be piss easy to port. _______________________________________________ Goutama