SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Haim Barad who wrote (74492)10/7/1999 10:56:00 AM
From: Elmer  Read Replies (1) | Respond to of 1572777
 
Re: "Why does the use of architectural extensions (e.g. SIMD extensions) NOT fit into the spirit of benchmarks like SPEC... but other architectural extensions (e.g. additional FP unit) DO? I'm not saying that the optimizations do or don't use SIMD extensions... I'm just saying that MMX and SSE are PART of the Intel Architecture... just like the add instruction."

I believe AMD would argue that the K7 benchmarks published to date do not take advantage of those instructions, so if Intel uses them it would not be an apples to apples comparison. I'm sure that eventually those instructions will make their way into compilers, if they haven't already.

EP



To: Haim Barad who wrote (74492)10/7/1999 11:22:00 AM
From: Paul Engel  Respond to of 1572777
 
Haim - Re: "I'm just saying that MMX and SSE are PART of the Intel Architecture... just like the add instruction."

AMD has incorporated the amd instruction into all their CPUS - which causes each one to produce a negative result when computing "earnings".

Paul


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News