Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (31895)	10/9/1999 11:37:00 PM
From: grok	Read Replies (1) \| Respond to of 93625

RE: <Of all the arguments you have against Rambus, this is one that really ought to be dropped. Following your line of reasoning, the CPU bus really ought to be 256 bits wide instead of 64-bit, because the L2 cache is accessed 32 bytes (256 bits) at a time. Why squeeze 256 bits onto a 64-bit bus?> Well, there are chips with 256-bit data buses and it provides higher performance, but they're too expensive for the PC industry (but OK for servers). 486, PI, PII, PIII all have 64-bit buses. It makes sense for the memory to match it. RE: <The point is that the CPU bus interface is independent of the memory interface. Who cares whether the CPU bus is 64-bit, or any other size for that matter, as long as the memory subsystem has enough bandwidth to feed it?> But that bandwidth is wasted. The 64-bit bus could be fed with 4 memories in parallel at 1/4 the bandwidth per pin at no performance loss. Mux'ing down to 16 bits add no performance at all and increases latency. Unless granularity kicks in or the pin saving makes a major difference the 800 MHz is just added risk along with huge testing problems and reduced reliability -- with no benefit! Tench, if you were architecting a memory for a PC -- not a game, not a graphics card, not anything else -- would you mux down to 16 bits?

To: Tenchusatsu who wrote (31895)	10/10/1999 9:54:00 AM
From: John Stichnoth	Read Replies (1) \| Respond to of 93625

Ten, re Rambus reads 16 bytes of data inside an Rdram and then ships them out at very high speed over a narrow, two byte interface I thought one of the possible "improvements" to rdram down the road, and one reason it has a brighter future than sdram, is that the interface might be widened in future generations. If doubled at 800 mhz, you'd get double the throughput. (Yes, you'd have more pins, but still not as many as sdram). My understanding was that the bus was kept narrow at this time to make it easier to deal with and manufacture in the first generation chips? How am I misinterpreting that? Best, JS